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Exercice de style
Pierre KarpmanU
Abstract
We present the construction and implementation of an 8-bit S-box with a differential and
linear branch number of 3. We show an application by designing Fly, a simple block cipher
based on bitsliced evaluations of the S-box and bit rotations that targets the same platforms
as Pride, and which can be seen as a variant of Present with 8-bit S-boxes. It achieves the
same performance as Pride on 8-bit microcontrollers (in terms of number of instructions per
round) while having 1.5 times more equivalent active S-boxes. The S-box also has an efficient
implementation with SIMD instructions, a low implementation cost in hardware and it can be
masked efficiently thanks to its sparing use of non-linear gates.
Keywords. Block cipher design, Lai-Massey S-box, bitsliced implementation, SPN.
1 Introduction
Since the late 1990’s and the end of the AES competition, the academic community and the
industry have been provided with excellent block ciphers. In most cases where a cipher is needed,
AES [Nat01] can readily be used and there is currently little need for a replacement. Consequently,
the symmetric cryptographic community shifted focus to e.g. the wider picture of authenticated
encryption through theCaesar competition, or to more specific niche applications of block ciphers.
In the latter case, a popular topic is the design of “lightweight” block ciphers intended to be
implemented on low-cost, resource-constraint devices. An early successful example following this
trend is the block cipher Present [BKL+07], which can be implemented in small hardware circuits.
Most lightweight algorithms similarly target one (or a few) platform(s) on which they are expected
to perform particularly well; good performance in other cases are however not usually expected and
lightweight ciphers are in general not very versatile. Typical platforms of interest include hardware
circuits and 8-bit to 32-bit microcontrollers.
In this work, we design a conceptually simple block cipher targeting efficient implementations
on 8-bit microcontrollers while also being expected to achieve reasonable performance in hardware.
The chief academic proposal to date for this scenario is the Pride block cipher, that was presented
at CRYPTO 2014. Our block cipher is built around Littlun-1, a compact 8-bit S-box with branch
number 3. This allows to define a round function similar to a scaled-up variant of Present,
composing the S-box application with a simple bit permutation1. This offers a trade-off between
hardware and light software implementations: Littlun-1 is more expensive in hardware than (two
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1As a bit permutation obviously does not increase the number of active bits, an important part of the diffusion
in such a cipher is played by the S-box. The typical measure of the quality of the diffusion of an S-box is its “branch
number” which plays a role similar to the minimum distance of the linear codes used in AES-like designs.
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applications of) the S-box of Present, but the bit permutation is simple to implement with 8-bit
rotations. Owing to Golding, we name our block cipher Fly.
Excluding on-the-fly key expansion, the round function of Fly costs 4 instructions less to
implement than Pride’s on AVR. Using the good branch number of Littlun-1, we can show
that with a similar number of rounds, Fly is more resistant than Pride to statistical (differential
and linear) attacks. This is all the more relevant as the security margin of Pride seems to be
quite thin [ZWWD14]. Taking the key-schedule into account, one round of Fly costs one more
instruction than one round of Pride. However, unlike Pride, we do not use an FX construction
for the key-schedule and thus the generic security of Fly does not decrease with the amount of
data available to the adversary (Dinur also showed how the FX construction can lead to more
efficient time-memory-data trade-offs [Din15]).
Related work. The block cipher literature is so numerous that most new proposal will bear
some similarity with past designs. In that respect, apart from Present, Fly is also quite similar
to Rectangle [ZBL+14], which also combines a Serpent-like bitsliced application of an S-box
with a rotation-implemented bit permutation. However, the S-box in Rectangle is on 4 bits, it
does not have a branch number of 3 and the rotations are on 16-bit words. The construction of the
Littlun S-box uses the Lai-Massey structure from the IDEA block cipher [LM91]; this structure
was already used to build the second S-box of theWhirlpool hash function [BR03] and the S-box
of the block cipher Fox [JV04].
Structure of this paper. We present our construction of the Littlun S-box family in Sec. 3
and the implementation of Littlun-1 in Sec. 4. Sec. 5 is devoted to the design and analysis of
the block cipher Fly.
2 Preliminaries
We start by defining the main notions that will be used in evaluating the cryptographic properties
of our construction. Although we will mostly consider S-boxes as defined over binary strings, we
may see an n-bit S-box as a mapping Fn2 → Fn2 whenever convenient.
Definition 1 (Differential uniformity of an S-box) Let S be an n-bit S-box. We define its
difference distribution table (or DDT) as the function δS defined extensively by:
δS(a, b) := #{x ∈ Fn2 | S(x) + S(x+ a) = b}.
The differential uniformity ∆ of S is defined as:
max
(a,b) 6=(0,0)
δS(a, b).
Put another way, an n-bit S-box with differential uniformity ∆ has a maximal differential proba-
bility of ∆ /2n over its inputs.
Definition 2 (Linearity of an S-box) Let S be an n-bit S-box. We define its linear approxi-
mation table (or LAT) as the function LS defined extensively by:
LS(a, b) :=
∑
x∈Fn2
(−1)〈b,S(x)〉+〈a,x〉.
The linearity ` of S is defined as:
max
(a,b)6=(0,0)
LS(a, b).
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Roughly speaking, the linearity measures the maximum (absolute) difference between how many
times a (non-trivial) linear approximation takes the value 1 and how many times it takes the value
0. It is therefore twice the difference between 2n−1 (for an n-bit S-box) and how many times either
value is taken. In particular, if we define the bias b of a probability p as |p − 1/2|, it means that
the bias of any linear approximation of an n-bit S-box of linearity ` is upper-bounded by (` /2)/2n.
Definition 3 (Differential branch number of an S-box) The differential branch number of
an S-box S is:
min
{(a,b)6=(0,0)| δS(a,b)6=0}
wt(a) + wt(b),
where wt(x) is the Hamming weight of x.
Definition 4 (Linear branch number of an S-box) The linear branch number of an S-box S
is:
min
{(a,b)6=(0,0)| LS(a,b)6=0}
wt(a) + wt(b).
Definition 5 (Algebraic normal form) Let f ∈ Fn2 be an n-bit Boolean function, its algebraic
normal form (or ANF) is defined as the polynomial g ∈ F2[x0, x1, . . . xn−1]/ < x2i − xi >i<n such
that for all x ∈ Fn2 , f(x) = g(x[0], . . . , x[n − 1]). Similarly, the ANF of an n-bit S-box S is the
sequence of the ANFs of its n constituent Boolean functions 〈S(·), ei〉 (with (ei) the canonical basis
of Fn2 ).
3 The Littlun S-box construction
We present the design rationale for our S-box and an instantiation as the “Littlun-1” S-box.
3.1 The Lai-Massey structure
Our S-box uses the Lai-Massey structure, which was proposed in 1991 for the design of the block
cipher IDEA [LM91]. The structure is similar in its objective to a Feistel or Misty ladder as it
allows to construct n-bit functions out of smaller components. It is in particular well-suited to
build efficient 8-bit S-boxes from 4-bit S-boxes all the while amplifying the good cryptographic
properties of the 4-bit S-boxes. It was already used as such for the design of the second S-box of
theWhirlpool hash function [BR03] (an early version of Whirlpool used a randomly-generated
S-box), using five 4-bit S-boxes (see Fig. 3.1a) and for the design of the S-box of the Fox block
cipher [JV04] which uses a three-round iterated structure. In our construction, we use the more
classical variant of the structure with only three S-boxes (see Fig. 3.1b), which allows nonetheless
to square the differential probability and the linearity of the underlying 4-bit S-box2.
The choice of the Lai-Massey structure was mainly motivated by our objective of building an
S-box with a branch number of three3. Indeed, it is easy to see that the S-box will have this
property for the differential branch number by construction as soon as the 4-bit S-boxes have
branch number three, and such S-boxes are well-known (see e.g. Serpent [BAK98]). So much
cannot be said however for the linear branch number, as no (differential and linear optimal) 4-bit
S-box exists with this property4. In fact, we are not aware of previous examples of 8-bit S-boxes
with this feature either.
2We do not require the 4-bit S-boxes to be orthomorphisms of any group; hence we in fact only partially adhere
to the Lai-Massey structure as defined by Vaudenay [Vau99].
3This will in turn be useful to design a good lightweight round function.
4As demonstrated by an exhaustive search we performed on the optimal classes [LP07].
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Other good properties of the structure are that it yields S-boxes with a circuit depth of two
S-boxes and it allows for efficient vector implementations using SIMD instructions (see Sec. 4.3).
On the downside, it requires the 4-bit S-boxes to be permutations if we want the 8-bit S-box to
be one. Canteaut, Duval and Leurent recently showed how the absence of such a restriction for
Feistel ladders could be used to build compact S-boxes with particularly low differential probability
[CDL15]. We should note however that for the applications we have in mind (see Sec. 5), the
linearity of the S-box is as important as the differential probability, and the S-box of Canteaut
et al. is average in that respect (and in particular not better than ours). Finally, we should
mention that the good and bad points of the Lai-Massey structure cited so far are shared with the
Misty ladder. Choosing Lai-Massey in our case was mainly due to a matter of taste, though it is
noteworthy that Misty yields S-boxes with a rather sparse algebraic expression (meaning that the
polynomials in the ANF of such S-boxes tend to have many zero coefficients).
3.2 An instantiation: Littlun-1
We now define Littlun-1, a concrete instantiation of the Lai-Massey structure which achieves a
differential and linear branch number of three. Although we have seen that we could guarantee
this in the differential case by using a 4-bit S-box of branch number three, this is actually not
necessary and we use instead a very compact member of the class 13 of Ullrich et al. [UDI+11].
This S-box uses only 4 non-linear and 4 XOR gates, which is minimal for an optimal S-box of this
size. This leads to an 8-bit S-box using 12 non-linear and 24 XOR gates. We give the table of the
4-bit S-box in Fig. 3.2 and of the complete 8-bit S-box in Fig. 3.3, and conclude this section by a
summary of the cryptographic properties of Littlun-1.
Hi Lo
S4 S−14
S ′4
S4 S−14
(a) Lai-Massey as in the Whirlpool sec-
ond S-box
Hi Lo
S4
S4 S4
(b) Lai-Massey as in the Littlun con-
struction
Figure 3.1: The Lai-Massey structure
uint8_t littlun1_s4 [16] =
{0x0, 0xa , 0x4, 0xf, 0xc , 0x7, 0x2, 0x8 ,
0xd , 0xe, 0x9 , 0xb, 0x5, 0x6 , 0x3, 0x1};
Figure 3.2: The 4-bit S-box used in Littlun-1 as a C array
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uint8_t littlun1 [256] =
{0x00 , 0x9b , 0xc2 , 0x15 , 0x5d , 0x84 , 0x4c , 0xd1 ,
0x67 , 0x38 , 0xef , 0xb0 , 0x7e , 0x2b , 0xf6 , 0xa3 ,
0xb9 , 0xaa , 0x36 , 0x78 , 0x2f , 0x6e , 0xe3 , 0xf7 ,
0x12 , 0x5c , 0x9a , 0xd4 , 0x89 , 0xcd , 0x01 , 0x45 ,
0x2c , 0x63 , 0x44 , 0xde , 0x02 , 0x96 , 0x39 , 0x70 ,
0xba , 0xe4 , 0x18 , 0x57 , 0xa1 , 0xf5 , 0x8b , 0xce ,
0x51 , 0x87 , 0xed , 0xff , 0xb5 , 0xa8 , 0xca , 0x1b ,
0xdf , 0x90 , 0x6c , 0x32 , 0x46 , 0x03 , 0x7d , 0x29 ,
0xd5 , 0xf2 , 0x20 , 0x5b , 0xcc , 0x31 , 0x04 , 0xbd ,
0xa6 , 0x41 , 0x8e , 0x79 , 0xea , 0x9f , 0x68 , 0x1c ,
0x48 , 0xe6 , 0x69 , 0x8a , 0x13 , 0x77 , 0x9e , 0xaf ,
0xf3 , 0x05 , 0xcb , 0x2d , 0xb4 , 0xd0 , 0x37 , 0x52 ,
0xc4 , 0x3e , 0x93 , 0xac , 0x40 , 0xe9 , 0x22 , 0x56 ,
0x7b , 0x8d , 0xf1 , 0x06 , 0x17 , 0x62 , 0xbf , 0xda ,
0x1d , 0x7f , 0x07 , 0xb1 , 0xdb , 0xfa , 0x65 , 0x88 ,
0x2e , 0xc9 , 0xa5 , 0x43 , 0x58 , 0x3c , 0xe0 , 0x94 ,
0x76 , 0x21 , 0xab , 0xfd , 0x6a , 0x3f , 0xb7 , 0xe2 ,
0xdd , 0x4f , 0x53 , 0x8c , 0xc0 , 0x19 , 0x95 , 0x08 ,
0x83 , 0xc5 , 0x4e , 0x09 , 0x14 , 0x50 , 0xd8 , 0x9c ,
0xf4 , 0xee , 0x27 , 0x61 , 0x3b , 0x7a , 0xa2 , 0xb6 ,
0xfe , 0xa9 , 0x81 , 0xc6 , 0xe8 , 0xbc , 0x1f , 0x5a ,
0x35 , 0x72 , 0x99 , 0x0a , 0xd3 , 0x47 , 0x24 , 0x6d ,
0x0b , 0x4d , 0x75 , 0x23 , 0x97 , 0xd2 , 0x60 , 0x34 ,
0xc8 , 0x16 , 0xa0 , 0xbb , 0xfc , 0xe1 , 0x5e , 0x8f ,
0xe7 , 0x98 , 0x1a , 0x64 , 0xae , 0x4b , 0x71 , 0x85 ,
0x0c , 0xb3 , 0x3d , 0xcf , 0x55 , 0x28 , 0xd9 , 0xf0 ,
0xb2 , 0xdc , 0x5f , 0x30 , 0xf9 , 0x0d , 0x26 , 0xc3 ,
0x91 , 0xa7 , 0x74 , 0x1e , 0x82 , 0x66 , 0x4a , 0xeb ,
0x6f , 0x10 , 0xb8 , 0xd7 , 0x86 , 0x73 , 0xfb , 0x0e ,
0x59 , 0x2a , 0x42 , 0xe5 , 0x9d , 0xa4 , 0x33 , 0xc7 ,
0x3a , 0x54 , 0xec , 0x92 , 0xc1 , 0x25 , 0xad , 0x49 ,
0x80 , 0x6b , 0xd6 , 0xf8 , 0x0f , 0xbe , 0x7c , 0x11};
Figure 3.3: The Littlun-1 S-box as a C array
Proposition 1 (Statistical properties) The differential uniformity of Littlun-1 and of its
inverse is 16 and its linearity is 64. Its DDT and LAT are shown in Fig. A.1 and Fig. A.2
respectively.
In essence, Prop. 1 means that the probability (taken over all the inputs) of any non-trivial
differential relation going through the S-box is upper-bounded by 2−4 and the bias of any non-
trivial linear approximation is upper-bounded by 2−3.
Proposition 2 (Diffusion properties) The differential and linear branch number of Littlun-
1 and of its inverse is 3.
Proposition 3 (Algebraic properties) The maximal degree of (the ANF of) Littlun-1 is 5
in four of the eight output bits, 4 in two other and 3 in the remaining two. The maximal degree of
its inverse is 5 in six of the eight output bits and 4 in the other two.
Proposition 4 (Fixed points) Littlun-1 has two fixed points: 0 and 187.
It can be seen from the DDT and LAT of Littlun-1 that it is quite structured in a way; it would
be very unlikely to obtain an S-box with such tables if it were drawn at random uniformly among
permutations of {0, . . . , 255}. This is actually to be expected as it would be quite improbable that
a random S-box would exhibit so strong a distinguishing property as having a branch number of
three. However, we do not believe that it is possible to exploit this structure in an attack.
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4 Implementation of Littlun-1
4.1 Hardware implementation
We give a circuit (using OR, AND and XOR gates) implementing the 4-bit S-box underlying
Littlun-1 in Fig. 4.1. A hardware implementation of the entire S-box can easily be deduced
by plugging this circuit into the one of Fig 3.1b. As previously mentioned, Littlun-1 can be
implemented with 12 non-linear (OR and AND) gates and 24 XOR gates. With a typical cell library
such as the Virtual Silicon standard cell library, OR and AND gates cost 1.33 gate equivalent (GE),
and XOR gates 2.67 GE. Thus synthesising the S-box with this library would cost 80 GE.
t = a
d
c
b
a
Figure 4.1: A circuit implementing the 4-bit S-box underlying Littlun-1 The sym-
bols , and represent the AND, OR and XOR gates respectively.
4.2 Bitsliced software implementation
One of our main objective w.r.t. implementation was to obtain an S-box with an efficient bit-
sliced implementation in software. This is closely related to the simplicity of the circuit of the
S-box, though not exactly equivalent. We purposefully chose a 4-bit S-box from the class 13 of
Ullrich et al. [UDI+11] because of its very efficient bitsliced implementation that requires only 9
instructions on a wide variety of platforms (and offers good instruction-level parallelism). Such
an implementation is given in Fig. 4.2. From this, it is easy to obtain an efficient bitsliced imple-
mentation for the whole S-box, as shown in Fig. 4.3. This implementation typically requires 43
instructions and 13 registers.
t = b; b |= a; b ^= c; // (B): c ^ (a | b)
c &= t; c ^= d; // (C): d ^ (c & b)
d &= b; d ^= a; // (D): a ^ (d & B)
a |= c; a ^= t; // (A): b ^ (a | C)
Figure 4.2: Snippet for a bitsliced C implementation of the 4-bit S-box with input and output
in registers a, b, c, d (the word holding the most significant bit is taken to be a), using one extra
register t.
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t = a ^ e;
u = b ^ f;
v = c ^ g;
w = d ^ h;
S4(t,u,v,w); // uses one more extra register x
a ^= t; e ^= t;
b ^= u; f ^= u;
c ^= v; g ^= v;
d ^= w; h ^= w;
S4(a,b,c,d); // reuses t as extra
S4(e,f,g,h); // reuses u as extra
Figure 4.3: Snippet for a bitsliced C implementation of Littlun-1, using the 4-bit S-box of Fig. 4.2
as subroutine. The input and output registers are a, b, c, d, e, f, g, h (with the most significant bit
in word a), the four extra registers are t, u, v, w.
4.3 SIMD software implementation
In the context of 4 to 8-bit S-boxes, the Lai-Massey structure of the Littlun construction also
allows to conveniently use “vector” Single Instruction Multiple Data (or SIMD) instructions for
efficient implementations. We discuss here an implementation of Littlun-1 based mostly on
the pshufb instruction from Intel’s SSSE3 instruction set. This instruction allows to perform 16
parallel lookups of a 4-bit S-box on a 128-bit register, which is particularly convenient to implement
a similarly parallel application of a Littlun S-box on 128 bits. More precisely, the semantics of
x′ := pshufb x y can be defined as:
x′[i] :=
{
x[by[i]c4] if the most significant bit of y[i] is not set
0 otherwise
where x and y are vectors of 16 bytes. The pshufb instruction can easily be used in an imple-
mentation either by directly writing the relevant part of the program in assembler or by using
compiler intrinsics for a language such as C. In the latter case, the intrinsic corresponding to the
use of pshufb is usually named _mm_shuffle_epi8. We give a small function implementing the
Littlun-1 S-box using C intrinsics in Fig. 4.4. Even without further tuning of the code, this
function compares favourably with vector implementations of other S-boxes in terms of efficiency.
For instance, it needs about half the number of instructions of Hamburg’s hand-written vector
implementation of the AES S-box [Ham09], although this must be moderated by the fact that the
AES S-box is cryptographically stronger.
4.4 Masking
The low number of non-linear gates needed to implement Littlun-1 makes it a suitable choice for
applications where counter-measures against side-channel attacks are required. Indeed, it directly
implies a lower cost when using Boolean masking schemes (both hardware and software), which
represent the primitive to be masked as a circuit [ISW03, RP10]. In particular, Littlun-1 is
competitive with the S-boxes proposed by Grosso et al. [GLSV14]: it has the same gate count as
the S-box used for Robin and only one more non-linear (and one less XOR) gate than the one
used for Fantomas. All three S-boxes are comparable in terms of cryptographic properties.
4.5 Inverse S-box
The inverse Littlun-1−1 of Littlun-1 is slightly costlier to implement, because of a more ex-
pensive inverse for the underlying 4-bit S-box. As a circuit, the latter requires 5 XOR gates, 4
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__m128i littlun_ps(__m128i x)
{
__m128i xlo , xhi , xmid;
__m128i LO_MASK = _mm_set1_epi8 (0x0f);
__m128i LO_SBOX = _mm_set_epi32 (0x01030605 , 0x0b090e0d , 0x0802070c , 0x0f040a00);
__m128i HI_SBOX = _mm_set_epi32 (0x10306050 , 0xb090e0d0 , 0x802070c0 , 0xf040a000);
xhi = _mm_srli_epi16(x, 4);
xhi = _mm_and_si128(xhi , LO_MASK);
xlo = _mm_and_si128(x, LO_MASK);
xmid = _mm_xor_si128(xlo , xhi);
xmid = _mm_shuffle_epi8(LO_SBOX , xmid);
xlo = _mm_xor_si128(xlo , xmid);
xhi = _mm_xor_si128(xhi , xmid);
xlo = _mm_shuffle_epi8(LO_SBOX , xlo);
xhi = _mm_shuffle_epi8(HI_SBOX , xhi);
x = _mm_xor_si128(xlo , xhi);
return x;
}
Figure 4.4: Snippet for an SSE C implementation of Littlun-1 using compiler intrinsics.
non-linear (OR and AND) gates and one NOT gate (costing 0.67 GE). The total hardware cost of
Littlun-1−1 is thus 90 GE.
Software bitsliced implementations are also more expensive. We give a snippet for the inverse
of the 4-bit S-box in Fig. 4.5 that requires 11 instructions and 5 registers. The complete inverse can
be implemented with 49 instructions and 13 registers in a straightforward adaptation of Fig. 4.35.
t = c; c &= b; c ^= d; // (A): d ^ (b & c)
d |= t; d ^= a; // (B): a ^ (c | d)
a &= c; a ^= b; a ^= d; // (C): b ^ B ^ (a & A)
b = ~b; b &= d; b ^= t; // (D): c ^ (~b & B)
Figure 4.5: Snippet for a bitsliced C implementation of the inverse of the 4-bit S-box with inputs
in registers a, b, c, d (the word holding the most significant bit is taken to be a), using one extra
register t. The output is in c, d, a, b.
5 An application: the Fly block cipher
In this section, we present the Fly block cipher as an application of the Littlun-1 S-box. It is a
64-bit block cipher with 128-bit keys. Thanks to the branch number of the S-box, it is easy to design
a round function with good resistance to statistical attacks by combining its bitsliced application
with a simple bit permutation. This results in a cipher with a structure similar to Present
[BKL+07] with a tradeoff: the S-box is bigger (and thus more expensive to implement, in particular
in hardware) but the permutation is simpler (and thus cheaper to implement in software). This
cipher was designed to be used in the same cases as Pride, and its chief implementation target is
8-bit microcontrollers.
5Because the output registers form a non-trivial permutation of the input ones, additional instructions may also
be needed in the cases where this cannot be dealt with implicitly.
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5.1 Specifications
We first give the specification of the round function RFly of Fly. It takes a 64-bit block and 64-bit
round key as input. Let x := (x0||x1||x2||x3||x4||x5||x6||x7), rk := (rk0||rk1||rk2||rk3||rk4||rk5||rk6||rk7)
be such an input, with xi, rki 8-bit words6. Let us define fi(t) := ι(t0)||t1||t2||t3||t4||t5||t6||t7, with
ι(x) := x + i mod 256. We write Arki the addition of the ith round key: Arki(rki, x) :=
fi(x ⊕ rki), Bls(x) a bitsliced application of Littlun-1 (such as e.g. the one shown in Fig 4.3)
and Rot the “Shiftrow” word-wise rotation (with 	 denoting bitwise rotation to the left)
Rot(x) := (x0||x1	 1||x2	 2||x3	 3||x4	 4||x5	 5||x6	 6||x7	 7)
which can alternatively be defined at the bit level as the permutation pi(i) := (i + 8(i mod 8))
mod 64 applied to a suitable binary representation of x = b0 . . . b63. Then we simply have (omit-
ting the addition of the round constant) RFly(·, ·) := Rot ◦Bls ◦Ark. We give a graphical
representation of the SPN structure of this (slightly simplified) round function at the bit level in
Fig. 5.1.
S S S S S S S S
rki
Figure 5.1: The round function of Fly. Bits are numbered left to right from 0 to 63 (w.r.t. the
bit permutation). The addition of the round constant is omitted.
We propose two key-schedules, KS1 and KS2, depending on whether resistance to related-key
attacks is required (in the case of KS2) or not. In order to distinguish between the two block
ciphers, we write Fly for the (default) case where KS1 is used and FlyRK when KS2 is used.
We describe KS1 first, which is somewhat similar to the key-schedule of Pride by its simplicity.
The main difference is that we use both halves k0 and k1 of the key k := k0||k1 to generate all the
round keys, whereas Pride uses an FX construction where one half of the key is only used for pre-
and post-whitening. The latter construction leads to a simpler way to merge on-the-fly round-key
generation with the round function, but significantly degrades the security of the cipher to generic
attacks from 128 bits to 128− log(D), with D the amount of data available to an attacker [KR01],
while also leading to more efficient time-memory-data trade-offs [Din15].
The sequence (rk) of round keys of KS1 is the simple alternation of k0 and k1 defined as
rki := k0 ⊕ i× k17. Note however that a round constant is added in Ark through the function fi.
For Fly to be resistant to related-key attacks, we use the same approach asNoekeon [DPAR00]
to define KS2 as follows. Let us denote by Fly(0, ·)/12 twelve applications of the round function
of Fly with the all-zero 128-bit key and define k′ := k′0||k′1 = Fly(0, k0)/12||Fly(0, k1)/12. Then
KS2 is defined through FlyRK as FlyRK(k, ·) := Fly(k′, ·).
6The big endian convention is used to convert from x and rk to the xis and rkis.
7By writing i× k1, we mean the all-zero key for even values of i and k1 otherwise.
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The round function of Fly is applied 20 times, the same as Pride. The entire cipher can thus
finally be defined as Fly(k, ·) := Ark(rk20, ·) ◦ RFly(rk19, ·) ◦ . . . ◦ RFly(rk1, ·) ◦ RFly(rk0, ·).
Design rationale
The core of Fly is the Littlun-1 S-box, which was designed to have a branch number of three.
This allows to achieve a good diffusion when combining the S-box application with a simple bit
permutation. The latter was chosen so that all eight bits at the output of an S-box go to one
different S-box each (similarly, all input bits come from a different S-box). Unlike in Present,
this permutation also has cycles of different lengths (discounting fixed points), namely 2 (on 8
values), 4 (on 16) and 8 (on 32). This might reduce the impact of (linear and differential) trail
clustering.
The two components of the round function can also be efficiently implemented on an 8-bit ar-
chitecture through a bitsliced application of the S-box and word rotations respectively (cf. Sec 5.3).
The two key-schedules were designed according to different possible scenarios. Most applications
do not require resistance to related-key attacks and a simple alternating key-schedule is enough
in that case. We chose not to use an FX construction as in Pride as we did not consider the
slight gain in efficiency it offers to be worth the generic security loss it implies. In the spirit of
Noekeon, we propose a second key-schedule to offer resistance to related-key attacks that consists
in “scrambling” the master key with a permutation of good differential uniformity before it is used
as in the first key-schedule.
5.2 Preliminary cryptanalysis
We now analyse the security of Fly against various types of attacks. Considering the similarity
of the design with Present and the published analysis on this cipher, the most efficient attacks
on Fly are likely to be (variants of) classical statistical (differential and linear) attacks, which we
analyse first (in the single-key setting). We then give an overview of the resistance against other
attack techniques.
5.2.1 Statistical attacks
We can use the branch number of Littlun-1 together with the properties of the bit permutation
Rot to easily derive a lower bound on the number of (differentially and linearly) active S-boxes.
Indeed, as the branch number is 3, we are guaranteed to have at least 3 active S-boxes every two
rounds of any non-trivial differential or linear characteristic.
The block size of Fly being 64 bits, we want any differential characteristic to have a prob-
ability p ≈ 2−64 when averaged over the key and message space. Similarly, we want any linear
characteristic to have an average bias b ≈ 2−32. From the Prop. 1 of Littlun-1, by multiply-
ing the differential probabilities and applying the piling-up lemma respectively, this means that
we want a differential (respectively linear) characteristic to have at least 16 active S-boxes. This
happens at the latest after 12 rounds, for which at least 18 S-boxes are guaranteed to be active.
Even by discounting the additional 2 S-boxes and assuming that a distinguisher can be found for
this amount of rounds, this gives a very comfortable margin of 8 rounds, which we estimate to
be much beyond the ability of an attacker to convert the distinguisher into, say, key-recovery (in
particular, this is twice the number of rounds needed for full diffusion). This also leaves some
margin to ensure that even in the case where Fly would exhibit a strong differential or linear hull
it would be unlikely for an attacker to be able to mount a meaningful attack. For instance, after
14 rounds, an attacker would need about 220 contributing characteristics to obtain a distinguisher
with non-trivial probability, and would still be facing 6 rounds to mount an attack.
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Thus, we conjecture that Fly with 20 rounds offers good resistance to statistical attacks.
5.2.2 Other attacks
Algebraic attacks. We would like to estimate how many rounds of Fly are necessary for the
degree of the cipher to reach the maximum of 63, as a lower degree could be exploited in “algebraic”
attacks. Computing the exact degree of an iterated function is a difficult problem in general, but we
can use the upper bound of Boura, Canteaut and De Cannière to estimate how quickly the degree
increases [BCD11]. In our case, this bound states that deg(G ◦ F ) ≤ n − (n − deg(G))/(n0 − 2),
where n is the block size and n0 the size of the S-box. Combining this bound with the fact
that the degree of the S-box is 5 (and thus that deg(Bls ◦F ) ≤ 5 · deg(F )), we can see that 5
rounds of Fly are necessary to reach a full degree. If we assume this bound to be an equality, any
(algebraic) distinguisher on more than about twice this number of rounds is unlikely to exist. Even
when relaxing this latter assumption, 20 rounds seem to be well enough to make Fly resistant to
algebraic attacks.
Meet-in-the-middle attacks. We analysed how many rounds are necessary to ensure that every
bit of the (intermediate) ciphertext depends on every bit of the key, as a basic way to estimate the
resistance of Fly to meet-in-the-middle (MitM) attacks, which typically exploit the opposite effect.
We did this by performing random trials with 220 pairs of random keys and random plaintexts and
found that this happens after at most 5 rounds. Any MitM attack on more than about twice this
number of rounds is unlikely to exist, and we therefore conjecture that Fly is resistant to such
attacks8.
Integral attacks, impossible differentials, zero correlation. We did not analyse in detail
the security of Fly against integral attacks, nor against impossible differentials and zero correlation
attacks. Indeed, none of these techniques seem to be able to attack a significant number of rounds
of bit-oriented ciphers such as Present or Fly and we do not consider them to be a threat for
our cipher.
Related-key attacks. We now study the resistance of Fly against (XOR-induced, differential)
related-key attacks. Fly equipped with the simple key-alternating key-scheduleKS1 offers (nearly)
no resistance to related-key attacks. With KS2, however, an attacker is unable to control the
differences between two different effective master keys k′0||k′1 and k˜′0||k′1 with a probability much
better than 2−2·64, as each difference pair (k0, k˜0) and (k1, k˜1) goes through a permutation with
maximum expected differential probability not significantly above 2−64. Furthermore, unlike single-
key differential attacks, which introduce differences on the plaintext, we do not expect an attacker
to easily be able to force a change of (related) keys if their effective master keys fail to verify a
difference relation. Thus, even if a differential on KS2 with probability p higher than 2−128 were
found, it would only lead to a related-key attack on a weak-key class (of size ≈ p/2−128) or to
an attack requiring a huge amount of keys. Putting everything together, we believe FlyRK to be
resistant to XOR-induced related-key attacks.
Known- and chosen-key distinguishers, compression function mode. We do not claim
any resistance of Fly against known-key and chosen-key distinguishers. We do not make any claim
about its suitability to build a cryptographically strong compression function.
8Which key-schedule (KS1 or KS2) is used is irrelevant, as KS2 is equivalent to using KS1 with a different
“effective” master key, which a MitM attacker can recover in the exact same way as the “true” master key produced
by KS1.
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5.3 Implementation
We conclude this discussion on Fly by showing how it can be implemented efficiently on 8-bit AVR
microcontrollers. We also argue that the overhead in hardware implementations when compared
to a hardware-oriented cipher such as Present is limited.
5.3.1 Microcontrollers implementations
The S-box application can take advantage of the bitsliced expression of Littlun-1 from Sec. 4,
which can easily be implemented with instructions available on the cheapest ATtiny chips [Atm07].
It is even possible to save 2 instructions from the 43 quoted in Sec. 4 on higher-end architectures
such as the ATmega family [Atm13] by using word-wise 16-bit movw instructions, resulting in the
implementation given in Fig. B.1 of App. B. A straightforward implementation of the inverse S-box
application requires 59 instructions —a significant overhead of 44%. However, any proper scenario
using a lightweight cipher should not need to implement its inverse altogether.
Even though the AVR instruction set does not include rotations by an arbitrary constant,
the permutation Rot can still be compactly implemented with only 11 instructions, as shown in
Fig. B.2 of App. B.
The entire substitution and permutation layers of Fly can therefore be implemented with only
52 instructions on ATmega (54 on ATtiny), which is 4 less than the 56 of Pride [ADK+14], while
at the same time having at least 1.5 times more equivalent active S-boxes every two rounds9.
On-the-fly computation of one round-key of the key-schedule KS1 can be done in 8 instructions.
The complete key expansion and addition can be done in 17 instructions as shown in Fig. B.3.
The total round function of Fly including the key-schedule can thus be implemented in 69
instructions. This is one more instruction than Pride, but the conjectured security margin of Fly
is much bigger and its resistance to generic attacks does not decrease with the amount of data
available to the adversary.
5.3.2 Hardware implementations
We did not implement Fly in hardware, but we can try to estimate the cost (in GE) of such
an implementation by looking at the cost of Present. A round-based ASIC implementation of
Present-128 can be done for 1884 GE [Pos09], of which 27 × 16 are dedicated to implementing
the 16 S-boxes. If we make the (reasonable) assumption that the key-schedule of Fly does not use
significantly more area than the one of Present-128, we can estimate that a similar round-based
implementation of Fly would cost in the area of 1884− 27× 16 + 80× 8 = 2076 GE, meaning that
the overhead is about 10%.
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A Complement on the properties of Littlun-1
Figure A.1: DDT of Littlun-1
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Figure A.2: LAT of Littlun-1
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B AVR implementation of the Fly round function
We give pseudo AVR assembly code for the S-box layer, the permutation and on-the-fly computa-
tion of the key-schedule of Fly.
; input/output in s0,... ,s7 (with MSBs in s0)
; temporary values held in t0 ,... ,t4
; top XOR
movw t0, s0 ; moves t1:s0 <- s1:s0
movw t2, s2
eor t0, s4
eor t1, s5
eor t2, s6
eor t3, s7
; middle S-box
mov t4, t1
or t1, t0
eor t1, t2
and t2, t4
eor t2, t3
and t3, t1
eor t3, t0
or t0, t2
eor t0, t4
; bottom XOR
eor s0, t0
eor s1, t1
eor s2, t2
eor s3, t3
eor s4, t0
eor s5, t1
eor s6, t2
eor s7, t3
; bottom S-boxes
mov t0, s1
or s1, s0
eor s1, s2
and s2, t0
eor s2, s3
and s3, s1
eor s3, s0
or s0, s2
eor s0, t0
mov t0, s5
or s5, s4
eor s5, s6
and s6, t0
eor s6, s7
and s7, s5
eor s7, s4
or s4, s6
eor s4, t0
Figure B.1: The Littlun-1 S-box on ATmega, using 41 instructions.
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; input/output in s0,... ,s7
rol s1
rol s2
rol s2
swap s3
ror s3
swap s4
swap s5
rol s5
ror s6
ror s6
ror s7
Figure B.2: The Rot permutation on ATmega/ATtiny, using 11 instructions.
; key input in k0 ,... ,k15
; cipher state in s0,... ,s7
; round counter in c0
eor k8, k0
eor k9, k1
eor k10 , k2
eor k11 , k3
eor k12 , k4
eor k13 , k5
eor k14 , k6
eor k15 , k7
eor s0, k8
eor s1, k9
eor s2, k10
eor s3, k11
eor s4, k12
eor s5, k13
eor s6, k14
eor s7, k15
add s0, c0
Figure B.3: The KS1 key-schedule on ATmega/ATtiny, using 17 instructions.
C Test vectors for Fly
All numbers are given in big endian.
k0: 0x0000000000000000 k1: 0x0000000000000000
p : 0x0000000000000000
FLY(k0||k1,p) : 0xBC73EF592E56FECC
k0: 0x0001020304050607 k1: 0x08090A0B0C0D0E0F
p : 0xF7E6D5C4B3A29180
FLY(k0||k1,p) : 0x8AA1CEE6100013D5
k0: 0x0000000000000000 k1: 0x0000000000000000
p : 0x0000000000000000
FLY_RK(k0||k1,p) : 0x148DC9F9CC65DB64
k0: 0x0001020304050607 k1: 0x08090A0B0C0D0E0F
p : 0xF7E6D5C4B3A29180
FLY_RK(k0||k1,p) : 0xC73FE2DED9CF5D3C
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